

Document control number: 35- 00251

Name _____

Instaview Display Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are the sole property of Computervision Corporation. Use of this document is reserved exclusively for Computervision personnel. Reproduction of this matter in whole or in part is forbidden without the express written consent of Computervision.

Table of Contents

Tablet Power Supply

Keltron:

VC923-001 (1 sheet)

VC923-S01 (1 sheet)

Power-One, Inc:

16113 (1 sheet)

Power Supplies, Incorporated:

PSI 1170A (1 sheet)

Tablet Controller Board (Revision T)

DS23E117 (9 sheets)

Video Mixer Board (Revision Z)

DS23E137 (6 sheets)

Surface Grid Board (Revision A)

DS23E112 (2 sheets)

Image Control Unit (Revision C)

CS23E512 (1 sheet)

Pen (Revision B)

CS20E2236 (1 sheet)

Puck (Revision E)

CS20E2068 (1 sheet)

Video Pattern Generator (Revision C)

BS23E717 (3 sheets)


Tablet Power Supply

Keltron: Outline and Schematic

Power-One, Inc: Schematic


Power Supply, Incorporated: Schematic

NOTE: The following
are the product



This drawing and specifications, herein, are the property of POWER-ONE, INC. and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A	PROTO CLEAN-UP	2/21/79	J.F.
	B	ADDED J1	8/13/79	K.C.
2274	C	R62 WAS 151-10411	12/22/79	K.C.
2544	D	ADDED NOTE TO SCHEMATIC*16113	12-13-79	K.C.
4438	E	ADDED HARDWARE LIST	1-14-81	K.C.



C1, 2	2200/35	CAPACITOR	ALUM ELECT	102-10100
C3				
C5, 7	100/35			101-10110
C8	1600/15			102-10096
C10	220-16			101-10107
C11	1/50		ALUM ELECT	101-10111
C4	.001/100		MYLAR	104-10093
C6	.003-100			104-10092
C9	.01/100	CAPACITOR	MYLAR	104-10095
CR1, 2, 3, 4, 6, 8, 9	AE1C	DIODE	1A 200V	111-10251
CR10, 11	MR750		22A 50V	111-10256
CR12	1N752A		ZENER	112-10006
CR13	AF3B	DIODE	3A 100V	111-10252
SCR1	50S08LS3	SCR	50V 8A	160-10013
Q1, 3	2N2907A	TRANSISTOR		172-10248
Q2, 4	12500-3			171-10261
Q6	12505-2			171-10262
Q5	2N6551	TRANSISTOR		172-10249
U1, 2, 3	uA 723	IC VOLTAGE REGULATOR		130-10287
R1	1.6K	RESISTOR	1/2W 5% CF	151-10370
R2, 5, 7, 8, 20, 36	330Ω			151-10353
R4	750Ω			151-10362
R6, 9, 10	4.7K			151-10381
R17, 12	150Ω			151-10345
R24	47Ω			151-10333
R21	1.5Ω			151-10302
R26	2.7Ω			151-10305
R27	22Ω			151-10325
R28	2.2K			151-10373
R25	470Ω			151-10357
R30	3.9K			151-10379
R35	82Ω		1/2W 5% CF	151-10339
R13, 18	1.2K		1/2W 2% MF	152-10507
R32, 31	2.4K			152-10514
R34	2K		1/2W 2% MF	152-10512
R3, 22	.56Ω		2W 10% BWH	158-10082
R11, 16, 33, 29	2K	RESISTOR	POTENTIOMETER	154-20020
J1	1-380991-0	CONNECTOR	AMP	901-10823
T1	16116	TRANSFORMER		082-16116
P.C.B.	16117	PRINTED CIRCUIT BOARD		505-16117
CHASSIS	16114	CHASSIS		412-16114


QTY	REQD	CODE	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	STD P/N
PARTS LIST					
TOLERANCE .XX = .030 .XXX = .010			CONTRACT NO.		
MATERIAL			APPROVALS		
FINISH			DATE		
DO NOT SCALE DRAWING			TITLE		
			DRAWN BY: FCGMAYN		
			CHECKED BY: J. J. J.		
			ENG APP: J. J. J.		
			APPROVED		
			SIZE		
			CODE IDENT NO.		
			DRAWING NO.		
			D 54407		
			16113		
			E		
			SHEET / OF /		

LAST REFERENCE DESIGNATION USED				
2	360-20018	SLEEVING, 186A 7/8"	C8+, C8-	C 10 CR13 Q 6 R 35
1	350-10663	SCREW 6-32 X 1"	SCR1	SCR1 T 1 U 3 E 3
1	402-13920	HEATSHINK	SCR1	J 1
2	321-10679	I.C. SOCKET, 14 PIN	U1, U2	NOT USED
QTY	STD. P/N	DESCRIPTION	USED ON	R14, R15, R19, R23, CR5, CR7
HARDWARE LIST				
E1, E2				


1. RTV LARGE CAPS TOGETHER ON BOARD.
NOTES

Tablet Controller Board

	<u>Sheet No.</u>
Block Diagram	
CPU	1
CPU Clock	1
Buffers	1
I/O Device Decoding	2
PROMs	2
PIO	2
CTC	2
Tablet and Puck Switch Inputs	3
Memory Decoding	3
Output Latches	3
RAM	4
ICU, Correction Switch Inputs	5
VGU Interface	6
VMB Connector	6
Stylus Tracking Logic	7
Surface Grid Wire Select	8
Surface Grid Wire Group	
Select	9
Parallel Output	10
Signal Glossary	




Tablet Controller Board Simplified Block Diagram



8 7 6 5 4 3 2 1

① A0/H-A13/H


4A0-4A6, CAS/N, WR/L, AND RAS/N





DS23E117
T


16K RAM

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTATION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTATION CORPORATION		REVISIONS		DATE	
REV	DESCRIPTION	BY	DATE	REV	DESCRIPTION
1	SEE SHEET 1			1	SEE SHEET 1
COMPUTATION CORP.				T.C.B. SCHEMATIC	
BEDFORD, MASS. 01730				DS23E117	
				SHT 4 OF 9 SHTS	










DS23E117
T

SURFACE WIRE SELECT

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE LOANED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TECHNICAL DATA		DATE	
DRAWN BY: 		DESIGNED BY: 		CHECKED BY: 	
PART NUMBER: SEE SHEET 1		NEXT ASSEMBLY: SEE SHEET 1		QTY: SEE SHEET 1	
COMPUTERVISION CORP. 300 BURLINGTON ROAD BEDFORD, MASS. 01730		SCALE: 1" = 1"		DWN NO. DS23E117	
		DATE: 10-77		SHT 8 OF 9 SHTS	



SURFACE GROUP SELECT

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		REVISION		DATE	
DATE: 01-28-82		BY: J.C.B.		CHECKED: J.C.B.	
PARTIAL: 01-28-82		APPROVED: J.C.B.		DATE: 01-28-82	
PART NUMBER		SEE SHEET 1		SEE SHEET 1	
PART NUMBER		SEE SHEET 1		SEE SHEET 1	
COMPUTERVISION CORP.		BEDFORD, MASS. 01730		DS23E117	
SHEET 9 OF 9 SHOTS		T.C.B. SCHEMATIC		DS23E117	

TCB SIGNAL GLOSSARY

ADB0:ADB9	Analog-to-digital bits — carries analog-to-digital converter data to low data bus.	CAS/N	Column address strobe — from gated RAMSEL and MREQ signals (+30ns delay) to strobe column address from memory address multiplexer into RAM.
ADCLK/P	Analog-to-digital clock — from Z80-CTC; derived from system clock (CLK/P) to clock successive approximation register (approximately 1.25 MHz).	CC/L	Conversion complete — from successive approximation register to LDB6 to indicate that the analog-to-digital conversion is complete.
ADST/N	Analog-to-digital start — start pulse for analog-to-digital converter; conversion begins after rising edge.	CLK/P	Clock — from crystal oscillator to CPU and PIO to synchronize internal operations (frequency is 2.4576).
ADHSEL/L	Analog-to-digital converter high byte select — from I/O decoder to enable the high byte of the analog-to-digital converter onto the low data bus.	CLK1/P	Clock 1 — pulse from TCB clock CLK/P to VMB connector J7 to synchronize DMA operation.
ADLSEL/L	Analog-to-digital converter low byte select — from I/O decoder enabling analog-to-digital converter to send the pen location information (low byte of analog-to-digital converter) onto the low data bus to the CPU.	CLK2/P	Clock 2 — pulse from TCB clock to synchronize CTC and surface scan samples.
A0:A15/H	Address 0:15 — address bus from CPU that is used for addressing. 0:15 are used for addressing the RAM; 0:10 for addressing the ROM; 11 and 12 for selecting the ROM; and 0:7 for addressing I/O devices.	CONTINUE	Continue — from pseudo-control panel to continue CPU operation at point where it was interrupted by depression of HALT button.
BUSAK/L	Bus acknowledge — from TCB CPU to indicate to the requesting device that the address bus, data bus and control signals are at a high-impedance state and able to be controlled by the requesting device.	CORSEL/L	Correction switch select — from I/O decoder to enable X or Y correction DIP switch pack data onto low data bus.
BUSOFF/L	Bus off — forces address bus, data bus, and control signals to a high-impedance state so that an external device can take control of them. Used by the VMB direct memory access circuitry to grab bytes from the TCB RAM.	CTCSEL/L	Counter timer circuit select — from I/O decoder to enable CTC to accept or output data on low data bus.
BUSRQ/L	Bus request — from device to CPU to request that the address bus, data bus and control signals go to a high-impedance state so that the device can control them.	DIAG/L	Diagnostic mode — from pseudo-control panel to select ROM 4 (diagnostic mode) instead of ROM 1 at addresses 0 through 7FF (hex).
BUSY/L	Busy — from CPU (HDB2) to indicate that coordinate data at the parallel output latches is not ready.	DIALED/L	Diagnostic LED — from diagnostic flip-flop (affected by RESET, DIASEL or DIAG) to indicate that the TCB is in diagnostic mode.
		DIASEL/L	Select diagnostic versus system ROM — from I/O decoder to clock bit 0 of high data bus into flip-flop 2K to select either system ROM (HDB0=H) or diagnostic ROM (HDB0=L).
		DMAON/H	Direct memory access on — from VMB to indicate that the VMB is performing direct memory access operation to display text. CPU performs puck-trading measurements only when DMAON is low.

DR/N	Data ready — from CPU (HDB0) to parallel output port to indicate that coordinate data is ready at the coordinate output latches.
DSR/L	Data set ready — PCI status register bit indicating to the CPU that the VGU is busy (H) or done (L).
DTR/L	Data terminal ready — output from PCI used to indicate that the TCB is ready to receive VGU data. DTR turns off IAMBUSY when high.
EXTCLR/N	External clear — input to parallel output port.
FLAG1:FLAG3/H	FLAG (1:3) — control information from CPU (HDB <5:7>) to the parallel output port.
FPB1:FPB8/L	Function pad buttons — from function pad (ICU) to carry function pad button data onto low data bus when selected by FPSEL.
FPD1:FPD4/L	Function pad diodes — from CPU over high data bus to function pad (ICU) LEDs via latch 9D.
FPMUX0:FPMUX7/L	Function pad multiplexer — from function pad (ICU) to carry function pad switch data onto low data bus when selected by FPSEL.
FPSEL/L	Function pad select — from I/O decoder to enable function pad (ICU) data onto low data bus to CPU.
GROUP0:GROUP3/H	Group <0:3> — from CPU (HDB<4:7>) via latch 5L to select one of the 16 groups of surface wires on the tablet.
HALT/L	Halt — from pseudo-control panel to interrupt CPU.
HDBOFF/L	High data bus off — impedes data flow from CPU onto high data bus.
HDB0:HDB7/H	High data bus <0:7> — unidirectional tristate bus connecting the CPU with the indicator light and LED latches, sample control latch, wire select latch, and parallel output circuit.
IAMBUSY/L	I am busy — busy signal sent by TCB to VGU to inhibit data transfer from VGU to TCB.

INDSEL/L	Indicator light select — from I/O decoder to enable HDB0:7 to be displayed on LEDs by latch 9C.
INH/N	Inhibit — input to parallel output port.
INIT/N	Initialize — from CPU (HDB1) to provide an initialize signal at the parallel output port.
INT/L	Interrupt request — from I/O devices to indicate to the CPU that the device needs service.
IORQ/L	Input/output request — from CPU to indicate that the low order byte of the address bus (A <0:4>) holds a valid I/O address for an I/O read or write operation. Also indicates that an interrupt response vector can be placed on the data bus when an interrupt is being acknowledged (with M1).
IPLERR/H	Current pulse error — indicates to CPU that a current ramp has been commanded but did not occur. Set high by RSTINT at start of a wire sample. Set low by presence of surface current at falling edge of STRAMP.
IPLOFF/H	Current pulse off — from the IPLOFF flip-flop 10L (clocked set by the IPLOFF comparator 10N when it senses that current has been on for more than 20 μ sec) to disable the group select decoder 2L, shutting off current to the surface. Also sends a reset pulse to the CPU.
IPULS/A	Current pulse select — from current ramp generator to transistor switches. This is the wire pulse to the surface PC board.
KBDRDY/H	Keyboard ready — from PIO to indicate that the A port is empty and ready to receive data.
KBDSTB/N	Keyboard strobe — from keyboard to load data on keyboard bus (KBD 0:7) into PIO A port.
KBD0:KBD7/H	Keyboard bus <0:7> — unidirectional tristate bus that is the data from keyboard to PIO.
LKB0:LDB7/H	Low data bus — bidirectional, tristate bus connecting the CPU with its memories and peripherals.

LEDSEL/L	LED select — from I/O decoder to enable HDB0:7 to be displayed on the function pad (ICU) and stylus.
M1/L	Machine cycle 1 — from CPU to indicate that the current machine cycle is the operation code fetch cycle of an instruction execution. Also occurs with IORQ to indicate an interrupt acknowledge cycle. Used as a synchronization pulse to control certain CTC and PIO operations. Also used by DMA logic on VMB.
MREQ/L	Memory request — indicates that the address bus holds a valid address for a memory read or write operation. Generated by the CPU and by the DMA logic on the VMB.
NMI/L	Non-maskable interrupt — causes CPU to go to location 006616 for NMI service routine.
PCICLK/P	Programmable communications interface clock — clocks the PCI receiver, transmitter and busy flip-flop. Generated by channel 1 of the CTC (approximately 76.8 kHz).
PCISEL/L	Programmable communications select — from I/O decoder to enable the PCI. Indicates that data lines to PCI are valid for write operation, or enables PCI to put status or data onto the LDB for a read operation.
PDSSEL/L	Puck and DIP switch select — from I/O decoder to enable LDB 0:7 to carry DIP switch contents (location 8A) to CPU.
PIOSEL/L	Parallel input/output controller select — from I/O decoder to enable PIO to accept data bus contents or to output onto the data bus (LDB).
PROX/L	Proximity — control information from CPU (HDB1) to parallel output port.
PTRRDY/L	Printer ready — from PIO to indicate that B-port register is full and ready to output data.
PRTSTB/N	Printer strobe — to PIO from printer to acknowledge that data has been accepted by the printer.
PTR0:PTR7/H	Printer <0:7> — unidirectional buffered bus that transfers data from the PIO B port to the printer.
PUKD1,PUKD2,PUKD4/L	Puck indicator LEDs — from CPU (HDB) to stylus LEDs, to turn on and off the LEDs.

PUKSIG/A	Puck signal — from stylus, used to calculate digitize position.
PUKS1:PUKS5/L	Puck switches <1:5> — from stylus switches to CPU to indicate stylus switch positions.
RAMSEL/L	RAM select — from memory decoder (produced by A14/H and A15/H both high, or RFSH); gated with MREQ to produce the row address strobe (RAS) to the RAM.
RANGE/H	Range — control information from the CPU (HDB0) to the parallel output port.
RAS/N	Row address strobe — from gated RAMSEL and MREQ signals to strobe row address from memory address multiplexer into RAM.
RDV DAT/H	Receiver data — serial data input to PCI receiver register from VGU.
RD/L	Read — enables data strobed out of RAM onto low data bus (<0:7>). Transfers data from PIO, CTC and PCI to CPU (with other signals) via the low data bus. Clocks parallel output data onto low data bus (7,0:2) to CPU. Activated by CPU and by VMB DMA logic.
RESET/L	Reset — from psuedo-control panel or signal (IPLOFF) to reset the CPU, CTC, PCI and ROM-select flip-flop. Forces the PC in the CPU to zero and initializes the CPU. CPU address and data busses are forced to a high-impedance state, control signals are inactive, and refresh does not occur during reset time.
RFSH/L	Refresh — indicates that the lower 7 bits of the address bus contain a refresh address (originates at the CPU).
RMTGR/N	Remote trigger — external control signal to the parallel output port, transferred to the CPU via LDB 7.
ROMOFF/L	ROM off — from expansion port (VMB) to disable ROMs when an external program is being used (usually inactive).
ROM1SL:ROM4SL/L	ROM 1:4 select — from ROM address decoder to enable ROM specified by A <11:12>.
RSTINT/L	Reset integrator — controls the FET which resets the integrate and hold circuit to zero volts.
RTS/L	Request to send — from PCI to force IAMBUSY active to the VGU (controlled by TCB CPU).

RXRDY/L Receiver ready — indicates that PCI receiver holding register has data for CPU. Goes inactive when data is read.

SAMP/L Sample — controls the integrate and hold input gate. A low closes the switch to allow integration to occur; a high opens the switch to cause the integrate and hold op amp to hold its current value until RSTINT or STSAMP occurs.

SCSEL/L Sample control latch select — from I/O decoder to clock into sample control latch data for addressing and sampling wires.

STOP/L Stop — from VMB to hold clock CLK/P low (used by VMB DMA circuitry).

STRAMP/H Start ramp — controls current ramp. A high causes the current pulse to occur; a low resets the current ramp generator.

TRDATA Transmitter data — serial data from PCI transmitter to VGU.

URBUSY You are busy — busy signals sent by VGU to TCB to synchronize data transfer, and so that data is sent to VGU only when VGU is ready.

WAIT/L Wait — a synchronization signal that indicates to the CPU that the addressed memory or I/O device is not ready for data transfer (normally inactive).

WIRSEL/L Wire select — from I/O decoder to clock into wire address latch the address of surface wire to be sampled.

WR/L Write — clocks low data bus data from CPU into RAMs; clocks indicator and LED information on high data bus into latches; enables data from CPU on low data bus into PCI; clocks data on high data bus into sample control, wire select, and coordinate output latches.

XAXIS/L X axis — from sample control latch (HDB0) to select the X axis or Y axis wire groups.

XCOR0:XCOR7

X axis correction <0:7> — from X axis DIP switches onto the low data bus to provide correction factors for coordinate determination routines.

XOVFL/H

X overflow — control bit from CPU (HDB3) to parallel output port.

YCOR0:YCOR7

Y axis correction <0:7> — from Y axis DIP switches onto low data bus to provide correction factors for coordinate determination routines.

YOVFL/H

Y overflow — control information from CPU (HDB4) to parallel output port.

ZAXIS/L

Z axis — control from CPU (HDB2) to parallel output port.

04SEL/L

Select address 4 — enables lower byte of the X coordinate of the stylus (HDB<0:7>) at the parallel output port.

05SEL/L

Select address 5 — from I/O decoder to enable high-order byte of X coordinate at the parallel output port.

06SEL/L

Select address 6 — from I/O decoder to enable the low-order byte of the Y coordinate of the stylus at the parallel output port.

07SEL/L

Select address 7 — from I/O decoder to enable the high-order byte of the Y coordinate of the stylus at the parallel output port.

08SEL/L


Select address 8 — from I/O decoder to enable control information at parallel output port.

09SEL/L


Select address 9 — from I/O decoder to output DR, INIT and BUSY to the parallel output port; gated with RD to enable control information bits (HDB 7,0:2) onto low data bus from output port.


Video Mixer Board

	<u>Sheet No.</u>
Block Diagram	
TCB Connector	1
Power Connector	1
Control Latch	1
DMA Logic	1,2,5
Counters	2,5
Text RAMs	3
Character Generation Logic	3,5
Timing Logic	4
Black Clamp	6
Text Mixer	6
Signal Glossary	




Video Mixer Board Simplified Block Diagram






THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				TOLERANCES UNLESS OTHERWISE SPECIFIED			
DIMENSIONAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			
FRACTIONAL				DECIMAL			
DECIMAL				FRACTIONAL			



LINE RATE DETECTOR





DS23E137

Z


30 MHZ OSCILLATOR AND DIVIDER
SYNC SEPARATOR
LINE RATE DETECTOR

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				TO: <u> </u> FROM: <u> </u>			
DATE: <u> </u>				JUL 1982			
REV: <u> </u>				JUL 1982			
PART NUMBER: <u> </u>				JUL 1982			
NEXT ASSEMBLY: <u> </u>				JUL 1982			
COMPUTERVISION CORP.				DATE: <u> </u>			
BEDFORD, MASS. 01790				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			
SEE SHEET 1				DATE: <u> </u>			






CHANNEL 2 GRAPHICS AND TXT MIXER




GREEN (WHITE) GRAPHICS AND TXT MIXER


INVERTED COMPOSITE VIDEO



CHANNEL 3 GRAPHICS AND TXT MIXER



+8V REGULATOR



-8V REGULATOR

DS23E137

SPARE GATES		
TYPE	LOCATION	QTY
74S04	5E	1
74S08	10K	2
74LS14	10D	3
74123	5L	1

GRAPHICS AND TEXT MIXERS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		TECHNICAL DATA	
DATE	REV	DATE	REV
10/1/80	1	10/1/80	1
SEE SHEET 1		SEE SHEET 1	
COMPUTERVISION CORP.		COMPUTERVISION CORP.	
BEDFORD, MASS. 01730		BEDFORD, MASS. 01730	
DRAWN BY: J. B. BROWN		DRAWN BY: J. B. BROWN	
CHECKED BY: J. B. BROWN		CHECKED BY: J. B. BROWN	
DATE: 10/1/80		DATE: 10/1/80	
SHEET 6 OF 6 SHTS		SHEET 6 OF 6 SHTS	

VMB SIGNAL GLOSSARY

A<0:15>/H	Address — unidirectional address bus from DMA address counters to TCB RAMs.	DMAST/L	DMA start — from horizontal sync counter to set “enable I want the busses” flip-flop. DMAST synchronizes the first DMA transfer of each field in time for the beginning of the active video area.
A7/H	Address bit 7 — enable signal for control latch.	DOT/L	Dot — from parallel-to-serial converter to create text characters on the CRT.
BLUDOT/L	Blue dot — from dot gating logic to produce blue dots.	DOTCLK/NR	Dot clock — from oscillator to clock text dots out of parallel-to-serial converter.
BLUIN/AH	Blue in — video input from VGU to graphics/text mixer.	ENABUF/L	Enable buffers — from DMA logic to enable DMA address onto address bus.
BLUON/L	Blue on — from Z80 microprocessor (LDB<4>) to gate blue dots to text mixer.	EXSYNC/H	External synchronization — from oscillator logic to synchronize VMB with external signal.
BLUOUT/AH (BLUOUT/AL)	Blue out — Video output from VMB to monitor.	FOUR/L	Four lines — from Z80 microprocessor (LDB<0>). Addresses VMB ROM to indicate that only four lines of communication text are to be displayed.
BUSOFF/L	Bus off — from DMA logic to tristate the TCB address bus and control lines.	GRAPH/L	Graphics — from graphics control logic to control text mixer output.
CLAMP/H	Clamp — black clamp output that suppresses DC offset built up in coupling capacitors during a horizontal line.	GRNDOT/L	Green dot — from dot gating logic to produce green dots.
CLKAB/N	Clock A and B RAMs — produced by CLKI when MREQ is active and DMA flip-flop is set. CLKAB Resets the “I want the busses” flip-flop and produces RACLK.	GRNIN/AH (GRNIN/AL)	Green in — video input from VGU to graphics text mixer.
CLK1/P	Clock 1 — from TCB system clock to enable STOP and RD signals and produce DMA clock pulse (CLKAB and RACLK).	GRNON/L	Green on — from Z80 microprocessor (LDB<5>) to gate green dot to text mixer.
CTXOFF/L	Communication text off — from Z80 microprocessor (LDB<1>). Addresses VMB ROM to indicate that no communication text is to be displayed.	GRNOUT/AL (GRNOUT/AH)	Green out — video output from VMB to monitor.
CURSOR/H	Cursor — from text RAM (bit 7, MSB) via text latch to produce dots for text cursor.	HDBOFF/L	High data bus off — from DMA logic to tristate TCB high data bus.
CV/AL	Composite video — video signal from text mixer to sync stripper.	HLR/H	High line rate — from line rate detector to define the line rate.
DMAON/H	Direct memory access on — from VMB ROM to initiate DMA transfer. Also informs TCB that DMA is in progress.	HLR/L	High line rate — performs the same functions as HLR/H.

HOR/N	Horizontal — from sync stripper to synchronize VMB logic with the beginning of each scan line.
HOR1/P	Horizontal 1 — from sync stripper to synchronize VMB logic with the beginning of each scan line.
HYSNC/L	Horizontal synchronization — from horizontal sync converter to synchronize VMB logic with the beginning of each scan line.
IORQ	Input/output request — from Z80 microprocessor to clock the control latch and the DMA flip-flop.
IWTB/H	I want the busses — generated by DMA logic to produce signals (HDBOFF, BUSOFF, STOP) that tristate TCB busses and stop TCB clock for DMA transfers.
LATCH/N	Latch — from dot counter to clock text character into text latch every eight dots. LATCH also clocks the text RAM address counters, character counter and text-on flip-flop. LATCH is inverted to LOADPS/H to load the parallel-to-serial converter.
LDB<0:7>/H	Low data bus — unidirectional bus that carries text data to VMB text RAMs and control data to control latch.
LOADPS/H	Load parallel-to-serial converter — inverse of LATCH/N; clocks text character into parallel-to-serial converter and enables CURSOR/H into text cursor logic.
LRCLK/L	Load RAM clock — produced by DMA logic (CLKAB) to clock text RAM address counters for DMA transfers.
MIORQ/L	Memory or input/output request — produced when either MREQ or IORQ from the TCB are active. Clocks "I want the busses" flip-flop to begin DMA transfer.
MREQ/L	Memory request — from TCB to indicate a memory cycle is in progress. Clocks DMA and "I want the busses" flip-flop. Also produced by VMB to enable DMA clock pulse (CLKAB).
M1/L	Machine cycle 1 — from Z80 microprocessor to indicate that an op code fetch cycle is in progress. Disables control latch and prevents DMA cycles.
RAMA<0:7>/H	RAM A address — unidirectional address bus to text RAM bank A.



















RAMAEO/L	RAM A output enable — from RAM output enable flip-flop to strobe data out of RAM bank A.
RAMAWE/N	RAM A write enable — from RAM bank select circuit to strobe data into RAM bank A.
RAMB<0:7>/H	RAM B address — unidirectional address bus to text RAM bank B.
RAMBOE/L	RAM B output enable — from RAM output enable flip-flop to strobe data out of RAM bank B.
RAMBWE/N	RAM B write enable — from RAM bank select circuit to strobe data into RAM bank B.
RACLK/NR	Row address clock — produced by VSYNC or CLKAB to clock the DMA address counters.
RALD/L	Row address load — from DMA logic to load first communication text address into DMA address counters.
RAMOFF/L	RAM off — from character count logic to disable text RAM address counters; K input to text-on flip-flop.
RD/L	Red — from DMA logic to enable TCB RAM data onto low data bus.
REDDOT/H	Red dot — from dot gating logic to produce red text dots.
REDIN/AH (REDIN/AL)	Red in — video input from VGU to graphics text mixer.
REDON/L	Red on — from Z80 microprocessor (LDB<3>) to gate red dot to text mixer.
REDOUT/AH (REDOUT/AL)	Red out — video output from VMB to monitor.
RESET/L	Reset — from Z80 microprocessor to reset DMA flip-flop.
ROWAD<0:3>/H	Row address — from horizontal sync counter to specify the row of dots in each text character that are to be displayed.
STOP/L	Stop — from DMA logic to enable DMA cycle stealing by stopping TCB clock.

STXOFF/L	Status text off — from Z80 microprocessor (LDB<2>). Addresses VMB ROM to indicate that no status text is to be displayed.
TXTLIN/L	Text line — from the horizontal sync counter to indicate the beginning of a new text line (every 13 scan lines).
TXTOFF/L	Text off — from VMB ROM to turn off text as directed by Z80 microprocessor.
UFLOW/L	Underflow — from DMA address counters to indicate that last status text character has been transferred.
VSYNC	Vertical synchronization — from sync stripper to synchronize VMB logic with the beginning of each video field.
1.25 MHz/P	1.25 megahertz — from oscillator logic onto lock horizontal sync converter and internal sync generator.
15 MHz/P	15 megahertz — 15 megahertz clock pulse from oscillator logic for low line rate.
30 MHz/N	30 megahertz — 30 megahertz clock pulse from oscillator; divided to produce 15 megahertz pulse.
30 MHz/P	30 megahertz — 30 megahertz clock pulse that regulates VMB functions.
80CT/L	80 count — from the text RAM address counters to indicate that the 80th DMA transfer (one full text line) is complete.

Tablet Surface Grid Board

	<u>Sheet No.</u>
Y Position Wires	1
X Position wires	2

TOP VIEW OF TABLET SURFACE BOARD



DS23E112
A

WIRES TO DETERMINE Y POSITION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.		TOLERANCES DECIMAL XX .01 XXX .005 XXX .0010 FRACTIONAL ANGULAR .001		A REL ECO 3167 25 02 25 02	
MATERIAL		DIN 5 HOBBS 7-8		REVISION DESCRIPTION	
FINISH		DIN 5 HOBBS 7-8		DATE	
PART NUMBER		DA23E110		TITLE	
NEXT ASSEMBLY		1		SCHEMATIC DIAGRAM	
COMPUTERVISION CORP.		ROUTE 42		DWG NO	
BEDFORD, MASS. 01730		DATE		DS23E112	
REMOVE ALL BLANKS AND SHARP EDGES		UNIT		SHT 1 OF 2 SHTS	

Diagram 10: A 4x6 grid of diode logic blocks. Each block is a 16x8 matrix of diodes. The columns are labeled 1 through 8, and the rows are labeled A through P. The diodes are labeled with wire numbers (e.g., WIRE-15, WIRE-14, etc.). The blocks are labeled X0 through X23. The connections are as follows:

- Row A: 1 to 8, 9 to 16, 10 to 17, 11 to 18, 12 to 19, 13 to 20, 14 to 21, 15 to 22, 16 to 23, 17 to 24, 18 to 25, 19 to 26, 20 to 27, 21 to 28, 22 to 29, 23 to 30, 24 to 31, 25 to 32, 26 to 33, 27 to 34, 28 to 35, 29 to 36, 30 to 37, 31 to 38, 32 to 39, 33 to 40, 34 to 41, 35 to 42, 36 to 43, 37 to 44, 38 to 45, 39 to 46, 40 to 47, 41 to 48, 42 to 49, 43 to 50, 44 to 51, 45 to 52, 46 to 53, 47 to 54, 48 to 55, 49 to 56, 50 to 57, 51 to 58, 52 to 59, 53 to 60, 54 to 61, 55 to 62, 56 to 63, 57 to 64, 58 to 65, 59 to 66, 60 to 67, 61 to 68, 62 to 69, 63 to 70, 64 to 71, 65 to 72, 66 to 73, 67 to 74, 68 to 75, 69 to 76, 70 to 77, 71 to 78, 72 to 79, 73 to 80, 74 to 81, 75 to 82, 76 to 83, 77 to 84, 78 to 85, 79 to 86, 80 to 87, 81 to 88, 82 to 89, 83 to 90, 84 to 91, 85 to 92, 86 to 93, 87 to 94, 88 to 95, 89 to 96, 90 to 97, 91 to 98, 92 to 99, 93 to 100, 94 to 101, 95 to 102, 96 to 103, 97 to 104, 98 to 105, 99 to 106, 100 to 107, 101 to 108, 102 to 109, 103 to 110, 104 to 111, 105 to 112, 106 to 113, 107 to 114, 108 to 115, 109 to 116, 110 to 117, 111 to 118, 112 to 119, 113 to 120, 114 to 121, 115 to 122, 116 to 123, 117 to 124, 118 to 125, 119 to 126, 120 to 127, 121 to 128, 122 to 129, 123 to 130, 124 to 131, 125 to 132, 126 to 133, 127 to 134, 128 to 135, 129 to 136, 130 to 137, 131 to 138, 132 to 139, 133 to 140, 134 to 141, 135 to 142, 136 to 143, 137 to 144, 138 to 145, 139 to 146, 140 to 147, 141 to 148, 142 to 149, 143 to 150, 144 to 151, 145 to 152, 146 to 153, 147 to 154, 148 to 155, 149 to 156, 150 to 157, 151 to 158, 152 to 159, 153 to 160, 154 to 161, 155 to 162, 156 to 163, 157 to 164, 158 to 165, 159 to 166, 160 to 167, 161 to 168, 162 to 169, 163 to 170, 164 to 171, 165 to 172, 166 to 173, 167 to 174, 168 to 175, 169 to 176, 170 to 177, 171 to 178, 172 to 179, 173 to 180, 174 to 181, 175 to 182, 176 to 183, 177 to 184, 178 to 185, 179 to 186, 180 to 187, 181 to 188, 182 to 189, 183 to 190, 184 to 191, 185 to 192, 186 to 193, 187 to 194, 188 to 195, 189 to 196, 190 to 197, 191 to 198, 192 to 199, 193 to 200, 194 to 201, 195 to 202, 196 to 203, 197 to 204, 198 to 205, 199 to 206, 200 to 207, 201 to 208, 202 to 209, 203 to 210, 204 to 211, 205 to 212, 206 to 213, 207 to 214, 208 to 215, 209 to 216, 210 to 217, 211 to 218, 212 to 219, 213 to 220, 214 to 221, 215 to 222, 216 to 223, 217 to 224, 218 to 225, 219 to 226, 220 to 227, 221 to 228, 222 to 229, 223 to 230, 224 to 231, 225 to 232, 226 to 233, 227 to 234, 228 to 235, 229 to 236, 230 to 237, 231 to 238, 232 to 239, 233 to 240, 234 to 241, 235 to 242, 236 to 243, 237 to 244, 238 to 245, 239 to 246, 240 to 247, 241 to 248, 242 to 249, 243 to 250, 244 to 251, 245 to 252, 246 to 253, 247 to 254, 248 to 255, 249 to 256, 250 to 257, 251 to 258, 252 to 259, 253 to 260, 254 to 261, 255 to 262, 256 to 263, 257 to 264, 258 to 265, 259 to 266, 260 to 267, 261 to 268, 262 to 269, 263 to 270, 264 to 271, 265 to 272, 266 to 273, 267 to 274, 268 to 275, 269 to 276, 270 to 277, 271 to 278, 272 to 279, 273 to 280, 274 to 281, 275 to 282, 276 to 283, 277 to 284, 278 to 285, 279 to 286, 280 to 287, 281 to 288, 282 to 289, 283 to 290, 284 to 291, 285 to 292, 286 to 293, 287 to 294, 288 to 295, 289 to 296, 290 to 297, 291 to 298, 292 to 299, 293 to 300, 294 to 301, 295 to 302, 296 to 303, 297 to 304, 298 to 305, 299 to 306, 300 to 307, 301 to 308, 302 to 309, 303 to 310, 304 to 311, 305 to 312, 306 to 313, 307 to 314, 308 to 315, 309 to 316, 310 to 317, 311 to 318, 312 to 319, 313 to 320, 314 to 321, 315 to 322, 316 to 323, 317 to 324, 318 to 325, 319 to 326, 320 to 327, 321 to 328, 322 to 329, 323 to 330, 324 to 331, 325 to 332, 326 to 333, 327 to 334, 328 to 335, 329 to 336, 330 to 337, 331 to 338, 332 to 339, 333 to 340, 334 to 341, 335 to 342, 336 to 343, 337 to 344, 338 to 345, 339 to 346, 340 to 347, 341 to 348, 342 to 349, 343 to 350, 344 to 351, 345 to 352, 346 to 353, 347 to 354, 348 to 355, 349 to 356, 350 to 357, 351 to 358, 352 to 359, 353 to 360, 354 to 361, 355 to 362, 356 to 363, 357 to 364, 358 to 365, 359 to 366, 360 to 367, 361 to 368, 362 to 369, 363 to 370, 364 to 371, 365 to 372, 366 to 373, 367 to 374, 368 to 375, 369 to 376, 370 to 377, 371 to 378, 372 to 379, 373 to 380, 374 to 381, 375 to 382, 376 to 383, 377 to 384, 378 to 385, 379 to 386, 380 to 387, 381 to 388, 382 to 389, 383 to 390, 384 to 391, 385 to 392, 386 to 393, 387 to 394, 388 to 395, 389 to 396, 390 to 397, 391 to 398, 392 to 399, 393 to 400, 394 to 401, 395 to 402, 396 to 403, 397 to 404, 398 to 405, 399 to 406, 400 to 407, 401 to 408, 402 to 409, 403 to 410, 404 to 411, 405 to 412, 406 to 413, 407 to 414, 408 to 415, 409 to 416, 410 to 417, 411 to 418, 412 to 419, 413 to 420, 414 to 421, 415 to 422, 416 to 423, 417 to 424, 418 to 425, 419 to 426, 420 to 427, 421 to 428, 422 to 429, 423 to 430, 424 to 431, 4

WIRE - 15	→	P8 20
WIRE - 14	→	P8 19
WIRE - 13	→	P8 18
WIRE - 12	→	P8 17
WIRE - 11	→	P8 16
WIRE - 10	→	P8 15
WIRE - 9	→	P8 14
WIRE - 8	→	P8 13
WIRE - 7	→	P8 12
WIRE - 6	→	P8 11
WIRE - 5	→	P8 10
WIRE - 4	→	P8 9
WIRE - 3	→	P8 8
WIRE - 2	→	P8 7
WIRE - 1	→	P8 6
WIRE - 0	→	P8 5
N.C.	→	P8 4
N.C.	→	P8 3
N.C.	→	P8 2
N.C.	→	P8 1


A

WIRES TO DETERMINE X POSITION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		DECIMAL EE =+.01 XXX =+.001 XXXX =+.0001 FRACTIONAL: 1/4= .25 ANGULAR: 1/2= .500		SEE SHT 1 REVISION DESCRIPTION CHK APPO DATE 1ST TITLE TABLET SURFACE SCHEMATIC DIAGRAM	
MATERIAL		DIN 8 NOBS 7-8 CHK ENGR PROJ	7-8 1ST 1ST 1ST	DS23E112 SCALE DWS SHT 2 OF 2 SHTS	
FINISH		DA23E110 1 PART NUMBER NEXT ASSEMBLY QTY	1 1 1	DS23E112 SIGNATURE DATE REMOVE ALL BUBBS AND SHARP EDGES	
COMPUTERVISION CORP.		800 BURLINGTON ROAD ROUTE 62 BEDFORD, MASS. 01730		UNIT WT. SHT 2 OF 2 SHTS	

Image Control Unit*


*Formerly called the Function Pad



CS23E512
C

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES DECIMAL XX ± .01 XXX ± .005 XXXX ± .0010 FRACTIONAL ± 1/64 ANGULAR ± 1°00'		C ECO #3680 1/2 11/80	
MATERIAL:				DRN F.K. 8/77		B ECO #3084 1/2 5/77	
FINISH:				CHK 1/11/80 1/77		A REL ECO 2932 1/2 7/77	
PART NUMBER				ENGR 1/11/80 1/77		SYN REVISION DESCRIPTION CK APPD DATE	
NEXT ASSEMBLY				PROJ 1/11/80 1/77		TITLE SCHEMATIC DIAGRAM FUNCTION PAD	
COMPUTERVISION CORP. 201 BURLINGTON RD. (RT. 62) BEDFORD, MASS. 01730				MFG 1/11/80 1/77		SCALE NONE DWG NO. CS23E512	
REMOVE ALL BURRS AND SHARP EDGES				SIGNATURE DATE		UNWT. SHEET 1 OF 1 SHEETS REV A = REV 3	

Pen




AMPLIFIER BOARD

SWITCH BOARD

STANDOFF
JUMPERS
BETWEEN
BOARDS

CS20E2236

B




NOTES:

1, PEND4 & PENS3 NOT USED ON "A" VERSION CVD.

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES DECIMAL XX ± .01 XXX ± .005 XXXX ± .0010 FRACTIONAL ± .00625 ANGULAR ± 1° 00'			
MATERIAL:		A20R3004	1	DRN T. R. B. 10-10-77	77	B ECO #2425	
		L20X3007	1	CHK 11-1	9-76	A REL ECO 2340 DR 3-77	
FINISH:		CA20E2235	REF	ENGR DUT 10-76	10-76	TITLE SCHEMATIC DIAGRAM CVD PEN	
		CA20E2240	REF	PROG J. 10-77	10-77	DWS NO. CS20E2236	
PART NUMBER NEXT ASSEMBLY QTY				SCALE NONE		SHEET 1 OF 1 SHEETS	
COMPUTERVISION CORP. 201 BURLINGTON RD. (RT. 62) BEDFORD, MASS. 01730				SIGNATURE DATE		UNIT W.T.	

Puck





CS20E2068

E

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION.				TOLERANCES DECIMAL ±.01 XXX ±.005 XXX ±.0010 FRACTIONAL 3/16 ANGULAR ± 1°00'		D	ECO #2270	-	4-27
						C	ECO #2156	-	1/76
						B	Release ECO 2065	1/76	1/76
						E	PER ECO #2837	1/76	1/76
MATERIAL:				DRN T. R. Bero 1/16		SYN			
FRESH:				CHK		REVISION DESCRIPTION			
				ENGR R. Goulet 1/16		DATE			
				PROJ. D. MANSIL 1/16		DATE			
PART NUMBER				NEXT ASSEMBLY		QTY		TITLE	
L20X3007				1				SCHEMATIC DIAGRAM	
L20X2007				1				PUCK	
CA20E2065				Re				SCALE	
COMPUTERVISION CORP.				SIGNATURE		DATE		DWS NO.	
201 BURLINGTON RD. (RT. 62)				REMOVE ALL BURRS AND SHARP EDGES		UNIT W.T.		SHEET 1 OF 1 SHEETS	
BEDFORD, MASS. 01730								CS20E2068	

Video Pattern Generator






NOTE ① ADD JUMPER WIRE FOR VIDEO OUT FROM J1-A TO CENTER TAP OF J1 BNC CONNECTOR.

② DO NOT INSTALL C6 WHEN USING SHORT 6 FOOT VIDEO CABLES. C6 MUST BE ADJUSTED FOR BEST COMPENSATION WHEN USING LONGER CABLE LENGTHS. VALUE SHOWN IS FOR 1000 FT.

VIDEO PATTERN GENERATION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION				TOLERANCES XX -- 01 XXX -- 000 XXXX -- 0010 FRACTIONAL -- 1/64 ANGLES -- 100			
MATERIAL				DRN	H FRAMP	REV	REVISION DESCRIPTION
FINISH				CHK		TITLE	APPD DATE
				ENGR		VPG	
				PROJ		SCHEMATIC DIAGRAM	
PART NUMBER				NEXT ASSEMBLY		QTY	
COMPUTERVISION CORP.				ROUTE 62		DWG NO. S23E717	
BEDFORD, MASS. 01730				DATE		SHT 2 OF 3 SHTS	
REMOVE ALL BUBBLES AND SHARP EDGES				UNIT WT.			



REMARKS FORM

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. All comments and suggestions become the property of Computervision.

TITLE: _____

Order No.: _____

TECHNICAL or EDITORIAL ERRORS (include page number):

SUGGESTIONS FOR IMPROVEMENT:

FROM:
(Please print)

NAME: _____ DATE _____

TITLE: _____

COMPANY NAME _____

ADDRESS _____

CITY _____ STATE _____ ZIP _____

Please cut along this line

(

,

,

(

(

(

,

,

(

Table of Contents

Tablet Power Supply

Keltron:

VC923-001 (1 sheet)

VC923-S01 (1 sheet)

Power-One, Inc:

16113 (1 sheet)

Power Supplies, Incorporated:

PSI 1170A (1 sheet)

Tablet Controller Board (Revision P)

DS23E117 (10 sheets)

Video Mixer Board (Revision T)

DS23E137 (8 sheets)

Surface Grid Board (Revision A)

DS23E112 (2 sheets)

Image Control Unit (Revision B)

CS23E512 (1 sheet)

Pen (Revision B)

CS20E2236 (1 sheet)

Puck (Revision E)

CS20E2068 (1 sheet)

Video Pattern Generator (Revision C)

BS23E717 (3 sheets)

Tablet Power Supply


Keltron: Outline and Schematic

Power-One, Inc: Schematic

Power Supply, Incorporated: Schematic

This drawing and specifications, herein, are the property of POWER-ONE INC. and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
	A	PROTO CLEAN-UP	2/21/79
	B	ADDED J1	8/13/79
2539	C	ERR WAS 151-10411	12/22/79
2541	D	ADDED NOTE TO SCHEMATIC*: 16113	12-13-79
4438	E	ADDED HARDWARE LIST	1-14-81




C1, 2	2200/35	CAPACITOR	ALUM ELECT	102-10100
C3				
C5, 7	100/35			101-10110
C8	16000/15			102-10096
C10	220-16			101-10107
C11	1/50		ALUM ELECT	101-10111
C4	.001/100		MYLAR	104-10093
C6	.003-100			104-10092
C9	.01/100	CAPACITOR	MYLAR	104-10095
CR1, 2, 3, 4, 6, 8, 9	AF1C	DIODE	1A 200V	111-10251
CR10, 11	MR750		22A 50V	111-10256
CR12	1N752A		ZENER	112-10006
CR13	AF3B	DIODE	3A 100V	111-10252
SCR1	5050BLS3	SCR	50V 8A	160-10013
Q1, 3	2N2907A	TRANSISTOR		172-10248
Q2, 4	12500-3			171-10261
Q6	12505-2			171-10262
Q5	2N6551	TRANSISTOR		172-10249
U1, 2, 3	LM723	I.C. VOLTAGE REGULATOR		130-10287
R1	1.6K	RESISTOR	1/2W 5% CF	151-10370
R2, 5, 7, 8, 20, 36	330Ω			151-10353
R4	750Ω			151-10362
R6, 9, 10	4.7K			151-10381
R17, 12	150Ω			151-10345
R24	47Ω			151-10333
R21	1.5Ω			151-10302
R26	2.7Ω			151-10305
R27	2.2Ω			151-10325
R28	2.2K			151-10373
R25	470Ω			151-10357
R30	3.9K			151-10379
R35	82Ω		1/2W 5% CF	151-10339
R13, 18	1.2K		1/2W 2% MF	152-10507
R32, 31	2.4K			152-10514
R34	2K		1/2W 2% MF	152-10512
R3, 22	.56Ω		2W 10% BWH	158-10082
R11, 16, 33, 29	2K	RESISTOR	POTENTIOMETER	154-20020
J1	1-380991-0	CONNECTOR	AMP	901-10823
T1	16116	TRANSFORMER		082-16116
P.C.B.	16117	PRINTED CIRCUIT BOARD		505-16117
CHASSIS	16114	CHASSIS		412-16114

QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	STD P/N
PARTS LIST				
TOLERANCE .XX=.030 .XXX=.010		CONTRACT NO.		POWER-ONE, INC. CAMARILLO, CALIF. 93010 (805)484-2806
MATERIAL		APPROVALS	DATE	TITLE
FINISH		DRAWN	6-13-79	SCHEMATIC
DO NOT SCALE DRAWING		CHECKED	6-13-79	
		ENG APP	6-13-79	
		APPROVED		
		SIZE	CODE IDENT NO.	DRAWING NO.
		D	54407	16113
		SHEET / OF /		E

LAST REFERENCE DESIGNATION USED		USED ON	
2	360-20018 SLEEVING .186A 7/8"	C8+, C8-	C10, CR13, Q6, R35
1	350-10663 SCREW 6-32 X 1"	SCR1	SCR1, T1, U3, E3
1	402-13320 HEATSINK	SCR1	J1
2	321-10679 I.C. SOCKET, 14 PIN	U1, U2	NOT USED
HARDWARE LIST		R14, R15, R19, R23, CR5, CR7	
QTY	STD. P/N	DESCRIPTION	USED ON

1 RTV LARGE CAPS TOGETHER ON BOARD.

NOTES



Note
115 VAC Jump 1-2
230 VAC Jump 2-3

ALL COMPONENT VALUES ARE TYPICAL
USE FOR REFERENCE ONLY

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS DECIMALS ANGLES		DRAWING STARTED DATE 6-15-81	
MATERIAL:		DRAWN H97	
FINISH:		CHECKED J25	
		ENGR	
		POWER SUPPLIES, INCORPORATED 5 Brookside Drive - P.O. Box 447 Middletown, Connecticut 06455	
		SCHEMATIC PSI 1170A	
		SIZE C CODE IDENT NO. 34050	
		SCALE SHEET 1/2	